

### **REMARKS/ARGUMENTS**

Claims 1-19 are currently pending in this application. Claims 1 and 8 have been amended to address the Examiner's 112 rejections. No new matter has been added through this amendment.

#### **Rejections under 35 U.S.C. § 102**

Claims 1-19 were rejected as being unpatentable over US Patent No. 5,844,918 to Kato in view of the Applicants admitted prior art. Applicants respectfully request that these rejections be removed in light of the arguments contained herein.

Claim 1 includes the features of establishing a pointer region configured to indicate an address of the data packet in the memory and transmitting a signal to the pointer region for re-transmission of the data packet. The Examiner asserts that a pointer is defined as an identifier that indicates the address of a data item. Since Kato teaches a header addition circuit that appends header control information to a header of a packet, then inherently the packets have to have a header portion or pointer region. Claim 1, as read in light of the specification, specifies that the pointer region is a region in memory. Furthermore, if the Examiner maintains this definition of the pointer region, i.e., the header of the packet, then the feature of transmitting a signal to the pointer region for re-transmission of the data packet means that a signal is transmitted to the header of the packet. Therefore, the Applicants respectfully submit that the Examiner specify where in Kato a signal is transmitted to the header of the packet if this rejection is maintained.

Claim 7, includes the feature of a pointer region including a plurality of object pointers, one of the plurality of object pointers associated with an address of the portion of the data, wherein the one of the plurality of object pointers is configured to receive a signal

indicating an error associated with the transmission of the selected portion of the data; and a scheduler module in communication with each of the plurality of object pointers, wherein the scheduler module is configured to schedule re-transmission of the selected portion of the data from the memory in response to the signal indicating the error being received by the one of the plurality of object pointers. Applicants once again request that if the Examiner maintains this rejection, that the Examiner point out where in Kato the header of the packet is configured to receive a signal indicating an error associated with the transmission.

Claim 14 includes the features of a pointer associated with a memory address of the data packet; and a second microchip in communication with the first microchip through the serial link, the second microchip including an error verifying module configured to calculate a second value derived from the data packet received from the first microchip, the error verifying module further configured to compare the second value to the first value, wherein if the first value and the second value are different the error verifying module transmits a signal to the pointer causing the data packet to be re-transmitted to the second microchip from the memory of the first microchip. Applicants once again request that if the Examiner maintains this rejection, that the Examiner point out where in Kato the header of the packet is configured to receive a signal indicating an error associated with the transmission and cause the data packet to be re-transmitted to the second microchip.

Applicants respectfully request that the Examiner provide details of where Kato discloses the features for the above independent claims. Accordingly, claims 2-6, 8-13, and 15-20 are patentable over Kato and the AAPA for at least the above reasons.

In view of the foregoing, Applicants respectfully submit that all of the pending claims are in condition for allowance. A notice of allowance is respectfully requested. In the event a telephone conversation would expedite the prosecution of this application, the Examiner may reach the undersigned at **(408) 774-6921**. If any fees are due in connection with the

App. No. 10/616,269  
Amendment dated July 27, 2006  
Reply to Office action of April 27, 2006

filing of this paper, then the Commissioner is authorized to charge such fees to Deposit Account No. 50-0805 (Order No. SUNMP227). A copy of the transmittal is enclosed for this purpose.

Respectfully submitted,  
MARTINE PENILLA & GENCARELLA, L.L.P.



Michael L. Gencarella, Esq.  
Reg. No. 44,703

MARTINE PENILLA & GENCARELLA, L.L.P.  
710 Lakeway Drive, Suite 200  
Sunnyvale, California 94085  
Telephone: (408) 749-6900  
**Customer Number 32291**